We use PostHog and Clarity to improve the site, and Meta Pixel to measure page views and ad effectiveness. Usage data may include page addresses and browser identifiers. You can opt out of collection at any time. Details in the Privacy Policy
BackEnd (Physical design) Engineer at Retym · Trevo
Seen long ago but refreshed recently — may be a repost
Trevo
Is this role relevant for you?
More Active Roles
More roles at this company
Job Description
About the role
For an exciting well-funded start-up, we are looking for a Backend Team member.
You will work on complex design, high frequency and low-power budget. Work on ramp-up full RTL2GDSII flow for leading technology and work with external vendors.
Constraints & Timing Closure: Work with design and DFT engineers to write timing and physical constraints, and sign-off on the design using comprehensive Static
Timing Analysis (STA), timing eco implementation.
Advanced Physical Implementation: Drive complex physical design tasks including Floorplanning, Power/Ground (PG) Mesh implementation, and handling advanced
clocking (CTS/Clock-Mesh) and Hierarchical Design flows.
Low Power Expertise: Define, implement, and verify advanced low power design techniques to meet aggressive power consumption targets.
Design for Manufacturability: Implement and verify Design-for-Test (DFT) strategies and close physical verification challenges, specifically focusing on IR-Drop
analysis.
IP Integration & Automation: Execute complex IP integration, incorporating blocks generated by memory compilers and other automated tools.
Collaboration: work closely with design team to understand the data path and correctly implement the floorplan, provide feedback on RTL changes required, Implement logical eco post RTL freeze with design team.
CAD: Improve existing implementation flows to achieve better QOR, write scripts for supporting the P&R flows.
Requirements
Experience of 5+ years in backend design
Strong expertise of full RTL2GDSII including:
Logic synthesis & equivalence checking
Constraints definition and writing
Complicated IP integration
Memory compilers and other automated block generators
DFT
Floorplanning, PG Mesh
P&R
Low power design including definition, implementation and verification
Timing STA
IR-Drop
BS/MS in EE/CE from lead universities
Nice to have
Team player
Highly motivated
Learning abilities
Good communication
Work with external vendors
Experience in Synopsys/Cadence tools is an advantage
Low power techniques
Clock-mesh/ multi source cts
Hierarchical design flow
Experience in tape-out procedures
RTL code reading
A very interesting job and good conditions are guaranteed to the candidates