We use PostHog and Clarity to improve the site, and Meta Pixel to measure page views and ad effectiveness. Usage data may include page addresses and browser identifiers. You can opt out of collection at any time. Details in the Privacy Policy
Last seen at the source a while ago — check it's still open before applying
Trevo
Is this role relevant for you?
More Active Roles
More roles at this company
Job Description
About the role
Company
Qualcomm Israel Ltd.
Job Area
Engineering Group, Engineering Group > ASICS Engineering
General Summary
As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all. As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power world class products. Qualcomm Engineers collaborate with cross-functional groups to determine product execution path.
• As a Senior Physical Design Engineer, you will take ownership of block-level and subsystem-level physical implementation, driving timing closure and physical sign-off on advanced process nodes. You will also contribute to flow development and begin integrating Agentic AI methodologies into the team's design automation practices.TSMC N5 / N4P / N3Python
• TCLAgentic AIFlow DevelopmentMulti-Patterning
What you'll do
Lead floorplanning, placement, CTS, routing, and optimization for high-speed digital blocks and subsystemsDrive timing closure including clock skew balancing, OCV handling, MCMM analysis, and ECO implementationConduct and own signal integrity, power integrity, IR drop, and electromigration analysis (RedHawk / Voltus)Run full signoff verification flows (DRC, LVS, DFM, EM/IR,)Develop and maintain backend PD flows using Python and TCL-based automation for PnR, STA, and physical verificationDrive Agentic AI integration — leverage AI-assisted tools for automated constraint optimization, timing ECO suggestions, and intelligent violation triageOptimize power and area via Multi-Vt optimization, clock gating, and power-aware synthesisCollaborate cross-functionally with front-end, DFT, verification, and process teams to resolve design and manufacturing issues
3–8 years of experience in digital Physical Design (Backend) methodologies
Bachelor's degree in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.
OR
Master's degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, validation, integration, or related work experience.
OR
PhD in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.
References to a particular number of years experience are for indicative purposes only. Applications from candidates with equivalent experience will be considered, provided that the candidate can demonstrate an ability to fulfill the principal duties of the role and possesses the required competencies.
Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).
Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.
To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.
If you would like more information about this role, please contact Qualcomm Careers.
Nice to have
Experience with advanced process nodes (TSMC N5, N4P, N3, or equivalent FinFET)Proficiency in EDA tools: Synopsys ICC2, Cadence Innovus, Calibre, PrimeTime, RedHawk / VoltusStrong understanding of floorplanning, CTS, PnR, STA, IR drop/EM analysis, and power optimizationSolid scripting skills in Python and TCL — ability to build and maintain design automation flowsHands-on flow development experience: building reusable scripts, run environments, and regression frameworksExposure to or curiosity about Agentic AI-driven EDA methodologiesFamiliarity with DFT concepts (scan insertion, ATPG, BIST) is