Sign In Sign up free

Loading…

Terms of Service Privacy Policy Refund Policy

© Trevo.work

Principal Product Engineer - DIP at Cadence · Trevo

‹ Back to jobs

C

Principal Product Engineer - DIP

Verified Active

SHANGHAI · Software · Principal

✓ Direct ATS✓ Not duplicate✓ Fresh

Match score

See how well you match this role, and what's worth sharpening before you apply.

Register to check your fit ›

Register to apply ›

Everything to know before you send your CV

We've gathered AI tools to check your fit, sharpen your CV, and prep for the interview.

Company careers page

We couldn't find a direct apply link for this specific role. Browse the company's official careers page for open positions.

Visit the company's careers page

Is this role relevant for you?

Full company profile

C

Actively hiringAttractivenessCStability~B

✦ Unique Trevo insight

Best time to apply

17:30–19:30

Trevo knows the best time to send your CV for this role.

More roles at this company

Job description

About the role

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

What you'll do

Technical Support & Case Management: Act as the primary interface for technical issues, driving resolution for complex subsystem application or implementation problems. This includes monitoring case management systems like Salesforce (SFDC) and Jira.
IP Integration & Validation: Support Pre-Silicon integration, post-silicon bring-up, and verification of PHY and controller SoC integration. Conduct RTL and gate-level simulations to ensure functionality and assist with timing closure.
Customer Engagement: Proactively engage with customers to identify potential issues, prioritize critical technical problems, and manage escalations, ensuring high satisfaction.
Technical Leadership: Develop comprehensive knowledge bases, document product limitations, and provide feedback to internal Product Engineering and R&D teams for continuous improvement.
Guidance & Training: Create and deliver technical training, seminars, and documentation to support customer success and adoption of best practices.

Requirements

Experience: Requires 8+ years of experience in verification and design, specifically with IP development.
Technical Expertise: Strong background in digital electronics, Verilog/SystemVerilog, and UVM methodology.
Protocol Knowledge: Practical knowledge of memory or communication interface IP protocols such as MIPI (CSI2/DSI/I3C/PHY), PCI Express, DDR, LPDDR, HBM, or USB.
Skills: Excellent debugging skills, ability to handle complex problems, and proficiency in scripting languages (TCL, Perl, or Python).
Education: Bachelor’s or Master’s in Electronics or Electrical Engineering.

Nice to have

Experience with Cadence-specific tools, EDA workflows, or similar IP design platforms.
Core Competencies
Strong communication and presentation skills, capable of influencing both internal teams and customer stakeholders.
Proactive and collaborative approach, able to work across global, cross-functional teams.
Strategic thinking to drive product roadmap improvements based on user feedback.
Fluent spoken English
We’re doing work that matters. Help us solve what others can’t.

Tech stack

PythonPerlJira

Full company profile ›

Register to see it ›

Principal Software EngineerIRVINE 04

Sr Principal C++ Software Engineer2 Locations

Sr. Principal Design EngineerNOIDA 01

Principal Design EngineerHYDERABAD

Principal Application Engineer-Adams2 Locations

Get Engineering jobs on Telegram

The freshest, most credible roles in your field, every day, on your phone.