We use PostHog and Clarity to improve the site, and Meta Pixel to measure page views and ad effectiveness. Usage data may include page addresses and browser identifiers. You can opt out of collection at any time. Details in the Privacy Policy
Junior VLSI/FPGA/Verification (GPA 90+, Universities only) at Ethosia · Trevo
More fit checks, tailored CVs, and complete prep for every role.
Job Description
About the role
Role Summary - Verification
We are seeking a motivated, fast-learning Junior Design Verification (DV) Engineer to support the validation of our custom AI inference hardware platform. In this role, you will work alongside senior verification architects and engineers to write tests, debug logic, and expand testbenches from the block level up to top-level multi-die SoCs.
This is a hands-on technical role where you will quickly gain exposure to modern pre-silicon validation environments. You will learn to use cutting-edge verification methodologies to test high-throughput AI acceleration blocks, advanced chiplet technologies, and bleeding-edge data center peripherals. Working in an agile startup environment, you will collaborate with RTL designers and systems engineers to catch critical bugs and help drive our silicon to a flawless tape-out.
What you'll do
Testbench Support & Maintenance: Help maintain and build block-level verification environments using UVM (Universal Verification Methodology) and SystemVerilog under the guidance of senior technical mentors.
Test Case Implementation: Write and run constrained-random test cases, customize sequences, and help add functional coverage to ensure thorough validation of design specifications.
Modern Protocol Exposure: Learn to implement verification checks for advanced, high-speed data center interfaces under direct mentorship, including:
Memory Subsystems: Modern memory spaces including DDR, LPDDR6, LPDDR6x, and HBM.
Debug & Waveform Analysis: Review regression failures, analyze simulation waveforms (using tools like Verdi), and work closely with RTL design engineers to narrow down and fix functional bugs.
Scripting & Workflow Automation: Write and modify scripts (Python, Tcl, or Bash) to automate regression scheduling, parse log files, and collect coverage metrics efficiently.
Key Requirements & Qualifications
Education: Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a highly related field.
Experience Level: 0–2 years of digital circuit validation or design experience (relevant university projects, lab work, or hardware internships are highly valued).
Core Technical Skills: Strong foundational knowledge of digital logic design, computer architecture, and hardware verification concepts (SystemVerilog/Verilog, OOP principles).
Familiarity with UVM: Classroom, lab, or internship exposure to UVM concepts (such as drivers, monitors, agents, and scoreboards) is a major plus.
Scripting Mindset: Basic scripting capabilities (Python, Tcl, or Bash) to handle large log files and automate daily design tasks.
Eagerness to Learn: A proactive mindset with a strong desire to master complex data center protocols and advanced verification methodologies.
Startup Adaptability: Excellent communication skills and a highly collaborative mindset, comfortable navigating a fast-paced, evolving startup environment.
Role Summary - VLSI
We are seeking a motivated, fast-learning Junior VLSI Engineer to support the microarchitecture, logic design, and block-level implementation of our custom AI inference acceleration hardware. In this role, you will work alongside senior engineers to design and verify high-throughput compute engines, memory subsystems, and data path architectures for our ASIC platform.
This is a hands-on technical role where you will quickly gain exposure to the entire front-end ASIC development lifecycle. You will write RTL, run simulations, and collaborate with software and verification teams to help ensure our silicon delivers maximum performance for modern LLM and generative AI workloads.
RTL Development: Write, modify, and maintain synthesizable, high-performance block-level RTL (SystemVerilog/Verilog) under the guidance of senior engineering mentors.
Block-Level Design & Optimization: Work on the logic design of specialized AI compute blocks (e.g., math pipelines, data buffers, or control logic) focusing on optimizing area, speed, and power.
Front-End Quality Checks: Run industry-standard EDA tools to perform linting, clock domain crossing (CDC) analysis, and basic logic synthesis checks to ensure clean design delivery.
Simulation & Debugging: Collaborate with the Design Verification (DV) team to simulate design blocks, debug unexpected waveforms, and fix logic bugs in the design.
Documentation: Create and maintain documentation for microarchitecture specifications, block-level test constraints, and design changes.
Key Requirements & Qualifications
Education: Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a highly related field.
Experience Level: 0–2 years of ASIC/FPGA design experience (relevant university projects, lab work, or internships are highly valued).
Core Technical Skills: Strong foundational knowledge of digital logic design, computer architecture, and hardware description languages (SystemVerilog or Verilog).
Familiarity with Scripting: Basic scripting skills (Python, Tcl, or Bash) to automate daily design tasks and parse tool logs.
Eagerness to Learn: A proactive mindset with a strong desire to learn about AI hardware execution patterns (like matrix multiplication, neural networks, or high-bandwidth caching).
Startup Adaptability: Excellent communication skills and a collaborative mindset, comfortable navigating a fast-paced, evolving startup environment.
Role Summary - FPGA
You will be developing FPGA based AI inference systems that will break today’s power per token limits.
You will be working closely with system architects, algorithm engineers and Software developers. You will have to be familiar with all the system components and will take part in the implementation, integration and debug of this highly complex system.
Design and implement FPGA-based compute blocks for high-performance AI inference workloads
Develop arithmetic datapaths including MAC units, vector/matrix operations, and other parallel compute structures
Translate algorithmic and numerical models into efficient RTL implementations
Optimize designs for throughput, latency, resource utilization, and power efficiency
Define and implement fixed-point and low-precision arithmetic schemes, including quantization, rounding, saturation, and bit-width optimization
Make effective use of FPGA DSP resources and on-chip memory to maximize compute efficiency
Work closely with system architects and algorithm engineers to map AI workloads onto FPGA hardware
Develop Python-based reference models, test vectors, and result-analysis tools to validate RTL behavior
Perform functional simulation, synthesis, timing analysis, integration, and hardware debugging
Compare FPGA results against software reference models and investigate numerical or implementation discrepancies
Contribute to the design of scalable compute architectures for next-generation AI inference systems
Requirements
B.Sc. in Electrical Engineering, Computer Engineering, or a related field
2+ years of hands-on FPGA/RTL design experience (relevant academic or project work considered for strong candidates)
Experience implementing arithmetic or compute blocks in FPGA (e.g., MAC units, matrix or vector operations)
Solid understanding of fixed-point arithmetic: quantization, rounding, saturation, and bit-width considerations
Familiarity with using FPGA DSP resources (AMD DSP48/DSP58, Altera variable-precision DSP blocks) and on-chip memory
Proficiency in SystemVerilog/Verilog and familiarity with AXI4/AXI-Stream or Avalon
Experience comparing RTL results against a software reference model (Python or MATLAB)
Hands-on experience with AMD Xilinx and/or Altera FPGA toolchains (Vivado/Quartus)
Proficiency in Python for modeling, test vector generation, and results analysis
Nice to have
Understanding of neural network fundamentals (CNNs, Transformers) and common operators
Exposure to low-precision formats (INT8, FP8, BF16) or quantized inference
Experience with systolic arrays or other parallel compute architectures
Experience implementing non-linear functions in hardware (activations, softmax, normalization)